Highlights

Dr. B. C. Roy Group of Institutions, Durgapur Requires: PSYCHOLOGICAL COUNSELLOR | Notice for Change in the important Academic Activities of the University | Notice dated 16.04.2024 regarding mandatory attendance on 19th April, 2024 - MAKAUT Inspection | State Govt. Notification no. 1235-F(P2) - declaration of Public Holiday on the occasion of RAM NAVAMI on 17th April, 2024 | Notice regarding Compensatory Leave on 12-04-24  

Faculty-Details

  • Home
  • /
  • Faculty-Details

DR. SOUMEN  MALLICK

Assistant Professor

About

soumen.mallick@bcrec.ac.in

1982-01-01

2010-08-11

Electrical Engineering

CD-16/1, M.A.M.C Township, V. K. Nagar, Durgapur, West Bardhhaman, PIN-713210.

187682

I received B-Tech degree from Haldia Institute of Technology, Haldia, West Bengal, India in 2004. I received M-Tech degree from Jadavpur University, Jadavpur, West Bengal, India in 2007. I received my PhD degree from NIT Durgapur, West Bengal, India in 2019. Since 2010, I am working as an assistant professor (III) in the department of Electrical Engineering, Dr. B. C. Roy Engineering College, Durgapur, West Bengal, India. In addition to that, photography and driving is my passion.

Analog and Digital VLSI circuits, Meta-Heuristic Optimization Techniques

Qualifications

Educational Qualifications
  • HS
  • Simlapal Madan Mohan High School - 2000
  • B-Tech
  • Haldia Institute of pTechnology - 2004
  • M-Tech
  • Jadavpur University - 2007
  • PhD
  • NIT Durgapur - 2019
Examination Cleared
  • GATE
Teaching and R & D experience
Teaching Research Industry
18 Years 9 Years 0 Year

Till now 18 years of experience in teaching and research.

Analog and Digital VLSI circuits, Meta-Heuristic Optimization Techniques

Activities

Area of Interest

Analog and digital VLSI design, Optimization, Meta-Heuristic techniques

Expertise

He completed his B.Tech degree in Instrumentation Engineering from Haldia Institute of Technology in 2004. He received his M.Tech degree in VLSI Design & Microelectronics Technology from Jadavpur University in 2007. He received his Ph. D degree from National Institute of Technology, Durgapur in 2019. His research area is Analog & Digital VLSI design and optimization using different Evolutionary Optimization Techniques.

Publications

Journal
Year
Journal DOI/Link/Web Link/UGC Link
2022 Optimal design of second-generation current conveyor using craziness-based particle swarm optimization DOI Link Web Link
2017 SEOA-based optimal design of analogue CMOS amplifier circuits DOI Link Web Link
2017 Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization DOI Link Web Link
2016 CMOS analogue amplifier circuits optimisation using hybrid backtracking search algorithm with differential evolution DOI Link Web Link
2016 Optimal sizing and design of CMOS analogue amplifier circuits using craziness-based particle swarm optimization DOI Link Web Link
Conference
Year
Conference National/International DOI/Link/Web Link/UGC Link
2017 Optimal design of 5.5 GHz CMOS Lna using hybrid fitness based adaptive de with PSO International DOI Link Web Link
2017 Sizing of two stage op-Amp using OHS algorithm International DOI Link Web Link
2016 CMOS analog amplifier circuit sizing using opposition based harmony search algorithm International DOI Link Web Link
Book Chapter
Year
Book DOI/Link/Web Link/UGC Link
2019 Optimal design of 2.4 GHz CMOS LNA using PSO with aging leader and challenger DOI Link Web Link

Participations

Thesis Supervised

Patent

Quick Links
Important Links
Our Campus

Copyright © 2022 Dr. B.C.Roy Engineering College, Durgapur. All Rights Reserved.